CY6116A-35LMB
CY6116A-35LMB Description
2K x 8 Static RAM
CY6116A-35LMB Vendor
Cypress
CY6116A-35LMB Features
  • Automatic power-down when deselected
  • CMOS for optimum speed/power
  • High speed
  • 20 ns
  • Low active power
  • 550 mW
  • Low standby power
  • 110 mW
  • TTL-compatible inputs and outputs
  • Capable of withstanding greater than 2001V electrostatic discharge
CY6116A-35LMB Description

    The CY6116A and CY6117A are high-performance CMOS static RAMs organized as 2048 words by 8 its. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE), and three-state drivers. The CY6116A and CY6117A have and automatic power-down feature, reducing the power consumption by 83% when deselected.

    Writing to the device is accomplished when the chip enable (/CE) and write enable (/WE) inputs are both LOW. Data on the I/O pins (I/O0 through I/O7) is written to the memory location specified on the address pins (A0 through A10).

    Reading the device is accomplished by taking chip enable (/CE) and output enable (/OE) LOW while write enable (/WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the I/O pins.

    The I/O pins remain in high-impedance state when chip enable (/CE) is HIGH or write enable (/WE) is LOW.

    The CY6116A and CY6117A utilize a die coat to insure alpha immunity.

CY6116A-35LMB Datasheet and Application Notes
ParameterValue
Density 16Kb
Organization 2Kb x8
Vcc (V) 5
Products related to CY6116A-35LMB
CY6116A   

ChipCatalog.com - Your Source of Information About Electronic Components