Catalog Categories Part Numbers All Datasheets

CY62136CV30LL-70BVI Datasheet

CY62136CV30LL-70BVI ManufacturerCypress
CY62136CV30LL-70BVI Description2M (128K x 16) Static RAM
CY62136CV30LL-70BVI Categories
128Kx16 SRAM
CY62136CV30LL-70BVI Datasheet (PDF)
CY62136CV30LL-70BVI Datasheet
CY62136CV30LL-70BVI Features
  • Very high speed: 55 ns and 70 ns
  • Voltage range:
    • CY62136CV30: 2.7V?3.3V
    • CY62136CV33: 3.0V?3.6V
    • CY62136CV: 2.7V?3.6V
  • Pin-compatible with the CY62136V
  • Ultra-low active power
    • Typical active current: 1.5 mA @ f = 1 MHz
    • Typical active current: 5.5 mA @ f = fmax (70-ns speed)
  • Low standby power
  • Easy memory expansion with /CE and /OE features
  • Automatic power-down when deselected
  • CMOS for optimum speed/power
  • Packages offered in a 48-ball FBGA
CY62136CV30LL-70BVI Description

    The and CY62136CV are high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life? (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (/CE HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (/CE HIGH), outputs are disabled (/OE HIGH), both Byte High Enable and Byte Low Enable are disabled (/BHE, /BLE HIGH), or during a write operation (/CE LOW, and /WE LOW).

    Writing to the device is accomplished by taking Chip Enable (/CE) and Write Enable (/WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A16). If Byte High Enable (/BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A16).

    Reading from the device is accomplished by taking Chip Enable (/CE) and Output Enable (/OE) LOW while forcing the Write Enable (/WE) HIGH. If Byte Low Enable (/BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (/BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.

    CY62136CV30LL-70BVI Parameters
    Vcc (V)3.0
    Density2MB
    Organization128Kb x16
    100-999 qty $3.40
    Voltage Range2.7 to 3.3
    PowerLL
    Related or Similar ComponentsCY62136CV30 CY62136CV30LL-55BAI CY62136CV30LL-55BVI CY62136CV30LL-70BAI CY62136CV33 CY62136CV33LL-55BAI CY62136CV33LL-55BVI CY62136CV33LL-70BAI CY62136V CY62136VLL-55BAI CY62136VLL-55ZI CY62136VLL-70BAI CY62136VLL-70ZI
    CY62136CV30LL-70BVI Data Sheet CY62136CV30LL-70BVI Spec CY62136CV30LL-70BVI Application Notes CY62136CV30LL-70BVI Distributor
    CY62136CV30LL-70BVI Datenblatt CY62136CV30LL-70BVI Fiche Technique CY62136CV30LL-70BVI Описание CY62136CV30LL-70BVI Даташит
    CY62136CV30LL-70BVI Circuit CY62136CV30LL-70BVI RoHS CY62136CV30LL-70BVI Vendor CY62136CV30LL-70BVI Reference
    Datasheets