Catalog Categories Part Numbers Manufacturers Search

CY62138CV30

CY62138CV30 Manufacturer

CY62138CV30 Description

CY62138CV30 Categories

CY62138CV30 Datasheet (PDF)

CY62138CV30 Datasheet

CY62138CV30 Price & Availability


Check CY62138CV30 Price & Availability at Canics

CY62138CV30 Features

  • Very high speed: 55 ns and 70 ns
  • Voltage range:
  • CY62138CV25: 2.2V?2.7V
  • CY62138CV30: 2.7V?3.3V
  • CY62138CV33: 3.0V?3.6V
  • CY62138CV: 2.7V?3.6V
  • Pin-compatible with CY62138V
  • Ultra low active power
  • Typical active current: 1.5 mA @ f = 1 MHz
  • Typical active current: 5.5 mA @ f = fmax (70-ns speed)
  • Low standby power
  • Easy memory expansion with CE1, CE2, and OE features
  • Automatic power-down when deselected
  • CMOS for optimum speed/power
  • Packages offered in a 36-ball FBGA

CY62138CV30 Description

     

    The CY62138CV25/30/33 and CY62138CV are high-performance CMOS static RAMs organized as 256K words by eight bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life? (MoBL®) in portable applications. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected (/CE1 HIGH or CE2 LOW).

     

    Writing to the device is accomplished by taking Chip Enable 1 (/CE1) and Write Enable (/WE) inputs LOW and Chip Enable 2 (CE2) HIGH. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A17).

     

    Reading from the device is accomplished by taking Chip Enable 1 (/CE1) and Output Enable (/OE) LOW while forcing Write Enable (/WE) and Chip Enable 2 (CE2) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

     

    The eight input/output pins (I/O0 through I/O7) are placed in a high-impedance state when the device is deselected (/CE1 HIGH or CE2 LOW), the outputs are disabled (/OE HIGH), or during a write operation (/CE1 LOW, CE2 HIGH and /WE LOW). See the truth table at the back of this data sheet for a complete description of read and write modes.

    Products Similar to CY62138CV30


     

    Keywords
    CY62138CV30 Data Sheet CY62138CV30 Spec CY62138CV30 Application Notes CY62138CV30 Distributor
    CY62138CV30 Circuit CY62138CV30 Reference CY62138CV30 PDF CY62138CV30 RoHS