Catalog Categories Part Numbers All Datasheets

CY62146CV30LL-70BAI Datasheet

CY62146CV30LL-70BAI ManufacturerCypress
CY62146CV30LL-70BAI DescriptionMemory : MicroPower SRAMs
CY62146CV30LL-70BAI Datasheet (PDF)
CY62146CV30LL-70BAI Datasheet
CY62146CV30LL-70BAI Features
  • High speed:
    • 55 ns and 70 ns availability
  • Voltage range:
    • CY62146CV30: 2.7V ? 3.3V
  • Pin compatible with CY62146V
  • Ultra-low active power
    • Typical active current: 1.5 mA @ f = 1 MHz
    • Typical active current: 5.5 mA @ f = fmax (70 ns speed)
  • Low standby power
  • Easy memory expansion with CE and OE features
  • Automatic power-down when deselected
  • CMOS for optimum speed/power
CY62146CV30LL-70BAI Description

    The CY62146CV30 is a high-performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life? (MoBL?) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by 99% when deselected (CE HIGH). The input/output pins (I/O0?I/O15) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW and WE LOW).

    Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0?I/O7), is written into the location specified on the address pins (A0?A17). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8?I/O15) is written into the location specified on the address pins (A0?A17).

    Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0?I/O7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the Truth Table on page 9 for a complete description of Read and Write modes.

    The CY62146CV30 is available in 48-ball FBGA packaging.

    CY62146CV30LL-70BAI Parameters
    Vcc (V)3.0
    Density4MB
    Organization256Kb x16
    100-999 qty $7.65
    Voltage Range2.7 to 3.3
    PowerLL
    Related or Similar ComponentsCY62126BV CY62126BVLL-55ZI CY62126BVLL-70BAI CY62126BVLL-70ZI CY62126DV30 CY62126DV30L-55BAI CY62126DV30L-55BVI CY62126DV30L-55ZI CY62126DV30LL-55BAI CY62126DV30LL-55BVI CY62126DV30LL-55ZI CY62126DV30LL-70BVI CY62126DV30LL-70ZI CY62127BV CY62127BVLL-55BAI CY62127BVLL-55ZI CY62127BVLL-70BAI CY62127BVLL-70BKI CY62127BVLL-70ZI CY62136CV18
    CY62146CV30LL-70BAI Data Sheet CY62146CV30LL-70BAI Spec CY62146CV30LL-70BAI Application Notes CY62146CV30LL-70BAI Distributor
    CY62146CV30LL-70BAI Datenblatt CY62146CV30LL-70BAI Fiche Technique CY62146CV30LL-70BAI Описание CY62146CV30LL-70BAI Даташит
    CY62146CV30LL-70BAI Circuit CY62146CV30LL-70BAI RoHS CY62146CV30LL-70BAI Vendor CY62146CV30LL-70BAI Reference
    Datasheets