Catalog Categories Part Numbers Manufacturers Search

CY62146VLL-70ZI

CY62146VLL-70ZI Manufacturer

Cypress

CY62146VLL-70ZI Description

4M (256K x 16) Static RAM

CY62146VLL-70ZI Datasheet (PDF)

CY62146VLL-70ZI Datasheet

CY62146VLL-70ZI Price & Availability


Check CY62146VLL-70ZI Price & Availability at Canics

CY62146VLL-70ZI Features

  • Wide voltage range: 2.7V?3.6V
  • Ultra-low active, standby power
  • Easy memory expansion with /CE and /OE features
  • TTL-compatible inputs and outputs
  • Automatic power-down when deselected
  • CMOS for optimum speed/power
  • Package available in a standard 44-Pin TSOP Type II (forward pinout) package

CY62146VLL-70ZI Description

    The CY62146V is a high-performance CMOS static RAM organized as 256K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery LifeTM (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (/CE HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (/CE HIGH), outputs are disabled (/OE HIGH), /BHE and /BLE are disabled (/BHE, /BLE HIGH), or during a write operation (/CE LOW, and /WE LOW).

    Writing to the device is accomplished by taking Chip Enable (/CE) and Write Enable (/WE) inputs LOW. If Byte Low Enable (/BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A16). If Byte High Enable (/BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A17).

    Reading from the device is accomplished by taking Chip Enable (/CE) and Output Enable (/OE) LOW while forcing the Write Enable (/WE) HIGH. If Byte Low Enable (/BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (/BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.

    CY62146VLL-70ZI Parameters

    Vcc (V)3.0
    Density4MB
    Organization256Kb x16
    100-999 qty $8.00
    Voltage Range2.7 to 3.6
    CommentsFor fBGA pkgs, use CY62146CV30
    PowerLL
    Select parameters and click to see components with these parameters.

    Products Similar to CY62146VLL-70ZI

    CY62146V, CY62146VLL-70BAI

     
    Keywords
    CY62146VLL-70ZI Data Sheet CY62146VLL-70ZI Spec CY62146VLL-70ZI Application Notes CY62146VLL-70ZI Distributor
    CY62146VLL-70ZI Circuit CY62146VLL-70ZI Reference CY62146VLL-70ZI PDF CY62146VLL-70ZI RoHS