Catalog Categories Part Numbers Manufacturers Search

CY62147DV30

CY62147DV30 Manufacturer

CY62147DV30 Description

CY62147DV30 Datasheet (PDF)

CY62147DV30 Datasheet

CY62147DV30 Price & Availability


Check CY62147DV30 Price & Availability at Canics

CY62147DV30 Features

  • Very high speed: 55 ns and 70 ns
  • Wide voltage range: 2.20V ? 3.60V
  • Pin-compatible with CY62147CV25, CY62147CV30, and CY62147CV33
  • Ultra-low active power
    • Typical active current: 1.5 mA @ f = 1 MHz
    • Typical active current: 8 mA @ f = fmax
  • Ultra low standby power
  • Easy memory expansion with /CE, and OE features
  • Automatic power-down when deselected
  • CMOS for optimum speed/power
  • Packages offered 48-ball BGA and 44-pin TSOPII
  • Byte power-down feature

CY62147DV30 Description

    The CY62147DV30 is a high-performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life? (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (/CE HIGH or both /BLE and /BHE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (/CE HIGH), outputs are disabled (/OE HIGH), both Byte High Enable and Byte Low Enable are disabled (/BHE, /BLE HIGH), or during a write operation (/CE LOW and /WE LOW).

    Writing to the device is accomplished by taking Chip Enable (/CE) and Write Enable (/WE) inputs LOW. If Byte Low Enable (/BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A17). If Byte High Enable (/BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A17).

    Reading from the device is accomplished by taking Chip Enable (/CE) and Output Enable (/OE) LOW while forcing the Write Enable (/WE) HIGH. If Byte Low Enable (/BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (/BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.

    Products Similar to CY62147DV30


     

    Keywords
    CY62147DV30 Data Sheet CY62147DV30 Spec CY62147DV30 Application Notes CY62147DV30 Distributor
    CY62147DV30 Circuit CY62147DV30 Reference CY62147DV30 PDF CY62147DV30 RoHS