Catalog Categories Part Numbers Manufacturers Search

CY62147V

CY62147V Manufacturer

CY62147V Description

CY62147V Categories

CY62147V Datasheet (PDF)

CY62147V Datasheet

CY62147V Price & Availability


Check CY62147V Price & Availability at Canics

CY62147V Features

  • Wide voltage range: 2.7V?3.6V
  • Ultra-low active, standby power
  • Easy memory expansion with /CE and /OE features
  • TTL-compatible inputs and outputs
  • Automatic power-down when deselected
  • CMOS for optimum speed/power
  • Package available in a standard 44-Pin TSOP Type II (forward pinout) package

CY62147V Description

    The CY62147V is a high-performance CMOS static RAM organized as 256K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery LifeTM (MoBL®) in portable applications such as cellular telephones. The devices also have an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (/CE HIGH) or when /CE is LOW and both /BLE and /BHE are HIGH. The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (/CE HIGH), outputs are disabled (/OE HIGH), /BHE and /BLE are disabled (/BHE, /BLE HIGH), or during a write operation (/CE LOW, and /WE LOW).

    Writing to the device is accomplished by taking Chip Enable (/CE) and Write Enable (/WE) inputs LOW. If Byte Low Enable (/BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A17). If Byte High Enable (/BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A17).

    Reading from the device is accomplished by taking Chip Enable (/CE) and Output Enable (/OE) LOW while forcing the Write Enable (/WE) HIGH. If Byte Low Enable (/BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (/BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.

    Products Similar to CY62147V


     

    Keywords
    CY62147V Data Sheet CY62147V Spec CY62147V Application Notes CY62147V Distributor
    CY62147V Circuit CY62147V Reference CY62147V PDF CY62147V RoHS