Catalog Categories Part Numbers Manufacturers Search

CY7C1019

CY7C1019 Manufacturer

CY7C1019 Description

CY7C1019 Categories

CY7C1019 Datasheet (PDF)

CY7C1019 Datasheet

CY7C1019 Price & Availability


Check CY7C1019 Price & Availability at Canics

CY7C1019 Features

  • High speed
  • tAA = 10 ns
  • CMOS for optimum speed/power
  • Center power/ground pinout
  • Automatic power-down when deselected
  • Easy memory expansion with CE and OE options

CY7C1019 Description

    Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A16).

    Reading from the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while forcing write enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

    The eight input/output pins (I/O0 through I/O7) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

    The CY7C1019 is available in standard 400-mil-wide SOJs.

    Products Similar to CY7C1019


     

    Keywords
    CY7C1019 Data Sheet CY7C1019 Spec CY7C1019 Application Notes CY7C1019 Distributor
    CY7C1019 Circuit CY7C1019 Reference CY7C1019 PDF CY7C1019 RoHS