CY7C1326F-100AC | ||||||||
CY7C1326F-100AC DescriptionCY7C1326F-100AC CategoriesCY7C1326F-100AC ManufacturerCY7C1326F-100AC Datasheet (PDF)CY7C1326F-100AC Price & AvailabilityCY7C1326F-100AC Features
CY7C1326F-100AC DescriptionThe CY7C1326F SRAM integrates 131,072 x18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (/CE1), depth-expansion Chip Enables (CE2 and /CE3), Burst Control inputs (/ADSC, /ADSP, and /ADV), Write Enables (/BW[A:B] and /BWE), and Global Write (/GW). Asynchronous inputs include the Output Enable (/OE) and the ZZ pin. Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (/ADSP) or Address Strobe Controller (/ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (/ADV). Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle.This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two bytes wide as controlled by the Byte Write control inputs. GW when active LOW causes all bytes to be written. The CY7C1326F operates from a +3.3V core power supply while all outputs also operate with a +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible. CY7C1326F-100AC ParametersProducts Similar to CY7C1326F-100ACOther Components GS8320EV36 199D475X0010A2B1E3 1301750001 SPP-4E350 P0084UAMCTP Keywords
|