Catalog Categories Part Numbers Manufacturers Search

CY7C1326F-100AC

CY7C1326F-100AC Description

CY7C1326F-100AC Categories

CY7C1326F-100AC Manufacturer

CY7C1326F-100AC Datasheet (PDF)

CY7C1326F-100AC Datasheet

CY7C1326F-100AC Price & Availability


Check CY7C1326F-100AC Price & Availability at Canics

CY7C1326F-100AC Features

  • Registered inputs and outputs for pipelined operation
  • 128K × 18 common I/O architecture
  • 3.3V core power supply
  • 3.3V I/O operation
  • Fast clock-to-output times
    • 4.0 ns (for 133-MHz device)
    • 4.5 ns (for 100-MHz device)
  • Provide high-performance 3-1-1-1 access rate
  • User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
  • Separate processor and controller address strobes
  • Synchronous self-timed writes
  • Asynchronous output enable
  • Offered in JEDEC-standard 100-pin TQFP package
  • ?ZZ? Sleep Mode Option

CY7C1326F-100AC Description

    The CY7C1326F SRAM integrates 131,072 x18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (/CE1), depth-expansion Chip Enables (CE2 and /CE3), Burst Control inputs (/ADSC, /ADSP, and /ADV), Write Enables (/BW[A:B] and /BWE), and Global Write (/GW). Asynchronous inputs include the Output Enable (/OE) and the ZZ pin.

    Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (/ADSP) or Address Strobe Controller (/ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (/ADV).

    Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle.This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two bytes wide as controlled by the Byte Write control inputs. GW when active LOW causes all bytes to be written.

    The CY7C1326F operates from a +3.3V core power supply while all outputs also operate with a +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

    CY7C1326F-100AC Parameters

    Vcc (V)3.3
    ArchitecturePipeline SCD
    Density2MB
    Organization128Kb x18
    CommentsProduction
    Vccq (V)3.3
    Select parameters and click to see components with these parameters.

    Products Similar to CY7C1326F-100AC


     

    Other Components
    GS8320EV36
    199D475X0010A2B1E3
    1301750001
    SPP-4E350
    P0084UAMCTP
    Keywords
    CY7C1326F-100AC Data Sheet CY7C1326F-100AC Spec CY7C1326F-100AC Application Notes CY7C1326F-100AC Distributor
    CY7C1326F-100AC Circuit CY7C1326F-100AC Reference CY7C1326F-100AC PDF CY7C1326F-100AC RoHS