CY7C1339G-100AXC

CY7C1339G-100AXC Manufacturer

CY7C1339G-100AXC Description

CY7C1339G-100AXC Description

CY7C1339G-100AXC Datasheet (PDF)

CY7C1339G-100AXC Price & Availability

CY7C1339G-100AXC Features

• Registered inputs and outputs for pipelined operation
• 128K × 32 common I/O architecture
• 3.3V core power supply
• 2.5V / 3.3V I/O operation
• Fast clock-to-output times
  • 2.6 ns (for 250-MHz device)
  • 2.6 ns (for 225-MHz device)
  • 2.8 ns (for 200-MHz device)
  • 3.5 ns (for 166-MHz device)
  • 4.0 ns (for 133-MHz device)
  • 4.5 ns (for 100-MHz device)
• Provide high-performance 3-1-1-1 access rate
• User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
• Asynchronous output enable
• Offered in JEDEC-standard 100-pin TQFP and 119-ball BGA packages
• ?ZZ? Sleep Mode Option

CY7C1339G-100AXC Description

The CY7C1339G SRAM integrates 131,072 x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered   Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (/CE1), depth-expansion Chip Enables (CE2 and /CE3), Burst Control inputs (/ADSC, /ADSP, and /ADV), Write Enables (/BW[A:D], and /BWE), and Global Write (/GW). Asynchronous inputs include the Output Enable (/OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (/ADSP) or Address Strobe Controller (/ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (/ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle.This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. /GW when active LOW causes all bytes to be written.

CY7C1339G-100AXC Parameters

Products Similar to CY7C1339G-100AXC