CY7C64613

CY7C64613 Manufacturer

CY7C64613 Description

CY7C64613 Categories

CY7C64613 Price & Availability

CY7C64613 Features

• Single-chip integrated USB Transceiver, Serial Interface Engine (SIE), and enhanced 8051 microprocessor
• Certified compliant with USB Specifications 1.1 and 2.0 (full-speed device)
• Software operation: 8051 runs code from internal RAM or external RAM. Code can be:
  • Downloaded via USB
  • Loaded from EEPROM
  • Executed in-place from external memory (e.g., Flash)
• Abundant endpoints and buffers
  • 14 Bulk/Interrupt endpoints, each with a maximum packet size of 64 bytes (per USB specification)
  • 16 Isochronous endpoints, with 2 KB of buffer space (1 KB, double buffered) which may be divided among the 16 isochronous endpoints
  • One control endpoint (bidirectional)
• Integrated, industry standard 8051 with enhanced features:
  • Four clocks per instruction cycle
  • 48-MHz or 24-MHz 8051, selectable by EEPROM configuration bit
  • Two UARTS (115 K baud)
  • Three counter/timers
  • Expanded interrupt system
  • Two data pointers
• 3.3V operation
• Smart SIE
  • Handles much of the low-level USB protocol in logic, simplifying 8051 code
• General Programmable InterFace (GPIF)
  • Allows direct connection to most parallel interfaces: 8- and 16-bit wide
  • Eliminates external glue logic in most applications
  • Programmable Waveform Instructions and Configuration Registers to define waveforms
  • Six Ready (RDY) inputs and six Control (CTL) outputs
• Vectored interrupt system expanded for USB, FIFO flags and DMA interrupts
• Separate buffers for SETUP and DATA portions of a CONTROL transfer
• Integrated I2C-compatible controller
  • 400-KHz or 100-KHz operation
• Enhanced I/O
  • I/O port registers mapped to 8051 SFRs (Special Function Registers) for high-speed bit operations
  • Port bits can be controlled using 8051 bit addressing instructions
  • Up to five 8-bit I/O ports
• F

CY7C64613 Description

The CY7C64613 uses a 12-MHz crystal for low EMI. An internal oscillator and PLL develops an internal 48-MHz clock for use by the USB Serial Interface Engine and the 8051 microprocessor. The 8051 can run at either 24 MHz or 48 MHz, controlled by a bit in the EEPROM attached to the I²C-compatible bus. The default rate (with no EEPROM connected) is 24 MHz.

The internal microprocessor is an enhanced version of the industry-standard 8051. Enhancements include four clocks per instruction cycle operation, a second data pointer, and an enhanced interrupt system. The 8051 includes two UARTS, three counter-timers, and 256 bytes of register RAM.

The EZ-USB family implements I/O differently than the standard 8051 by having its I/O control registers in external memory space. The CY7C64613 preserves this addressing for backward EZ-USB compatibility, and adds the ability to control I/O registers using 8051 Special Function Registers (SFRs). This improves I/O access time. For example, an I/O pin may be toggled using one 8051 instruction, e.g., CPL (bit).