Catalog Categories Part Numbers Manufacturers Search

CY7C68001

CY7C68001 Description

CY7C68001 Categories

CY7C68001 Manufacturer

CY7C68001 Datasheet (PDF)

CY7C68001 Datasheet

CY7C68001 Price & Availability


Check CY7C68001 Price & Availability at Canics

CY7C68001 Features

  • USB 2.0-certified compliant
    • On the USB-IF Integrators List: Test ID Number 40000713
  • Operates at high (480 Mbps) or full (12 Mbps) speed
  • Supports Control Endpoint 0:
    • Used for handling USB device requests
  • Supports four configurable endpoints that share a 4-KB FIFO space
    • Endpoints 2, 4, 6, 8 for application-specific control and data
  • Standard 8- or 16-bit external master interface
    • Glueless interface to most standard microprocessors DSPs, ASICs, and FPGAs
    • Synchronous or Asynchronous interface
  • Integrated phase-locked loop (PLL)
  • 3.3V operation, 5V tolerant I/Os
  • 56-pin SSOP and QFN package
  • Complies with most device class specifications

CY7C68001 Description

    The EZ-USB SX2? USB interface device is designed to work with any external master, such as standard microprocessors, DSPs, ASICs, and FPGAs to enable USB 2.0 support for any peripheral design. SX2</i> has a built-in USB transceiver and Serial Interface Engine (SIE), along with a command decoder for sending and receiving USB data. The controller has four endpoints that share a 4-KB FIFO space for maximum flexibility and throughput, as well as Control Endpoint 0. SX2 has three address pins and a selectable 8- or 16- bit data bus for command and data input or output.

    Products Similar to CY7C68001


     

    Other Components
    DS1836CS-10/T&R
    PTD08D210W
    MAX241EWI+T
    JBH-4958-KO
    ISL6244CRZ
    Keywords
    CY7C68001 Data Sheet CY7C68001 Spec CY7C68001 Application Notes CY7C68001 Distributor
    CY7C68001 Circuit CY7C68001 Reference CY7C68001 PDF CY7C68001 RoHS