CYD09S72V-133BBC Manufacturer
CYD09S72V-133BBC DescriptionCYD09S72V-133BBC Description
CYD09S72V-133BBC Datasheet (PDF)
CYD09S72V-133BBC Price & Availability
CYD09S72V-133BBC Features- FLEx72 (CYD18S72V)
- True dual-ported memory allows both ports to simultaneously read from the same memory location
- Synchronous pipelined
- 18-Mb device organized as 256K × 72
- High-bandwidth up to 19.2 Gbps
- 133 MHz * 72 bits wide * 2 ports
- Pipelined output mode allows 133-MHz operation
- High-speed clock to data access: 4.7 ns (max.)
- Low operating power at 3.3V VDD
- Interrupt flags for port to port messaging
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 484-ball FBGA (1-mm pitch) (23 mm × 23 mm)
CYD09S72V-133BBC Parameters
Products Similar to CYD09S72V-133BBC
Keywords
| CYD09S72V-133BBC Data Sheet |
CYD09S72V-133BBC Spec |
CYD09S72V-133BBC Application Notes |
CYD09S72V-133BBC Distributor |
| CYD09S72V-133BBC Circuit |
CYD09S72V-133BBC Reference |
CYD09S72V-133BBC PDF |
CYD09S72V-133BBC RoHS |
|