Catalog Categories Part Numbers Manufacturers Search

74ABT273CMTC

74ABT273CMTC Description

74ABT273CMTC Description

74ABT273CMTC Categories

74ABT273CMTC Manufacturer

74ABT273CMTC Datasheet (PDF)

74ABT273CMTC Datasheet
74ABT273

74ABT273CMTC Price & Availability


Check 74ABT273CMTC Price & Availability at Canics

74ABT273CMTC Features

  • Eight edge-triggered D-type flip-flops
  • Buffered common clock
  • Buffered, asynchronous Master Reset
  • See ABT377 for clock enable version
  • See ABT373 for transparent latch version
  • See ABT374 for 3-STATE version
  • Output sink capability of 64 mA, source capability of 32 mA
  • Guaranteed latchup protection
  • High impedance glitch free bus loading during entire power up and power down cycle
  • Non-destructive hot insertion capability
  • Disable time less than enable time to avoid bus contention

74ABT273CMTC Description

    The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR#) inputs load and reset (clear) all flip-flops simultaneously.

    74ABT273CMTC Parameters

    Products Similar to 74ABT273CMTC


     

    Other Components
    GCC61DCSH-S288
    M2012S2A2W30
    WLD2-RP60
    VFT80US05
    VVZ39-12HO7
    Keywords
    74ABT273CMTC Data Sheet 74ABT273CMTC Spec 74ABT273CMTC Application Notes 74ABT273CMTC Distributor
    74ABT273CMTC Circuit 74ABT273CMTC Reference 74ABT273CMTC PDF 74ABT273CMTC RoHS