Catalog Categories Part Numbers Manufacturers Search

74ABT273CSCX

74ABT273CSCX Description

74ABT273CSCX Description

74ABT273CSCX Categories

74ABT273CSCX Manufacturer

74ABT273CSCX Datasheet (PDF)

74ABT273CSCX Datasheet
74ABT273

74ABT273CSCX Price & Availability


Check 74ABT273CSCX Price & Availability at Canics

74ABT273CSCX Features

  • Eight edge-triggered D-type flip-flops
  • Buffered common clock
  • Buffered, asynchronous Master Reset
  • See ABT377 for clock enable version
  • See ABT373 for transparent latch version
  • See ABT374 for 3-STATE version
  • Output sink capability of 64 mA, source capability of 32 mA
  • Guaranteed latchup protection
  • High impedance glitch free bus loading during entire power up and power down cycle
  • Non-destructive hot insertion capability
  • Disable time less than enable time to avoid bus contention

74ABT273CSCX Description

    The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR#) inputs load and reset (clear) all flip-flops simultaneously.

    74ABT273CSCX Parameters

    Products Similar to 74ABT273CSCX


     

    Other Components
    PR 100A
    PTC23DBDN
    2037-09-C
    UC382TDTR-3
    ICS8523I-03
    Keywords
    74ABT273CSCX Data Sheet 74ABT273CSCX Spec 74ABT273CSCX Application Notes 74ABT273CSCX Distributor
    74ABT273CSCX Circuit 74ABT273CSCX Reference 74ABT273CSCX PDF 74ABT273CSCX RoHS