Catalog Categories Part Numbers Manufacturers Search

74LVTH16373MTD

74LVTH16373MTD Description

74LVTH16373MTD Description

74LVTH16373MTD Categories

74LVTH16373MTD Manufacturer

74LVTH16373MTD Datasheet (PDF)

74LVTH16373MTD Datasheet
74LVT16373, 74LVTH16373

74LVTH16373MTD Price & Availability


Check 74LVTH16373MTD Price & Availability at Canics

74LVTH16373MTD Features

  • Input and output interface capability to systems at 5V VCC
  • Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16373), also available without bushold feature (74LVT16373)
  • Live insertion/extraction permitted
  • Power Up/Power Down high impedance provides glitch-free bus loading
  • Outputs source/sink -32 mA/+64 mA
  • Functionally compatible with the 74 series 16373
  • Latch-up performance exceeds 500 mA
  • ESD performance: Human-body model > 2000V Machine model > 200V Charged-device model > 1000V
  • Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

74LVTH16373MTD Description

    The LVT16373 and LVTH16373 contain sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE#) is LOW. When OE# is HIGH, the outputs are in a high impedance state.

    74LVTH16373MTD Parameters

    Products Similar to 74LVTH16373MTD


     

    Other Components
    WW 2 3.32K 5% B
    EMSL13D2H-10.000M TR
    MAX4657
    MS27484T16F99S
    IDT72615L50J8
    Keywords
    74LVTH16373MTD Data Sheet 74LVTH16373MTD Spec 74LVTH16373MTD Application Notes 74LVTH16373MTD Distributor
    74LVTH16373MTD Circuit 74LVTH16373MTD Reference 74LVTH16373MTD PDF 74LVTH16373MTD RoHS