Catalog Categories Part Numbers Manufacturers Search

HCS132MS

HCS132MS Manufacturer

Intersil

HCS132MS Description

NAND-Gate, 2-Input, Schmitt Trigger, Quad, Rad-Hard, High-Speed, CMOS, Logic

HCS132MS Description

CMOS Quad 2-Input NAND Schmitt Trigger

HCS132MS Categories

2-Input NAND Gates

HCS132MS Datasheet (PDF)

HCS132MS Datasheet

HCS132MS Price & Availability


Check HCS132MS Price & Availability at Canics

HCS132MS Features

    HCS132MS Features

    • 3 Micron Radiation Hardened SOS CMOS
    • Total Dose 200K RAD (Si)
    • SEP Effective LET No Upsets: >100 MEV-cm2/mg
    • Single Event Upset (SEU) Immunity -9Errors/Bit-Day (Typ)
    • Dose Rate Survivability: >1 x 1012RAD (Si)/s
    • Dose Rate Upset >1010RAD (Si)/s 20ns Pulse
    • Cosmic Ray Upset Immunity -9Errors/Gate Day (Typ
    • Latch-Up Free Under Any Conditions
    • Military Temperature Range: -55oC to +125oC
    • Significant Power Reduction Compared to LSTTL ICs
    • DC Operating Voltage Range: 4.5V to 5.5V
    • Input Logic Levels
      • VIL = 30% of VCC Max
      • VIH = 70% of VCC Min
    • Input Current Levels Ii ? 5?A at VOL, VOH

    HCS132MS Description

    The Intersil HCS132MS is a Radiation Hardened Quad 2-Input NAND Schmitt Trigger inputs. A high on both inputs forces the output to a Low state.

    The HCS132MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

    The HCS132MS is supplied in a 14 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).


     
    Keywords
    HCS132MS Data Sheet HCS132MS Spec HCS132MS Application Notes HCS132MS Distributor
    HCS132MS Circuit HCS132MS Reference HCS132MS PDF HCS132MS RoHS