54AC273

54AC273 Description

54AC273 Categories

54AC273 Manufacturer

54AC273 Datasheet (PDF)

54AC273 Price & Availability

54AC273 Features

• Ideal buffer for microprocessor or memory
• Eight edge-triggered D flip-flops
• Buffered common clock
• Buffered, asynchronous master reset
• See '377 for clock enable version
• See '373 for transparent latch version
• See '374 for TRI-STATE version
• Outputs source/sink 24 mA
• 'ACT has TTL-compatible inputs
• Standard Military Drawing (SMD) -'AC273: 5962-87756

54AC273 Description

The '273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR#) input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR# input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

54AC273 Parameters

Products Similar to 54AC273