CD4014BMT DescriptionCD4014BMT DescriptionCD4014BMT DescriptionCD4014BMT DescriptionCD4014BMT CategoriesCD4014BMT Manufacturer
CD4014BMT Datasheet (PDF)
CD4014BMT Price & Availability
CD4014BMT Features- Medium speed operation?12 MHz (typ.) clock rate at VDD? VSS= 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register
CD4014BMT Parameters
Products Similar to CD4014BMT
Other Components
93LC66A-E/P
MAX6440UTAGWD3+T
LN524YA
MC-QLM-60-30-10
SPC20101
Keywords
| CD4014BMT Data Sheet |
CD4014BMT Spec |
CD4014BMT Application Notes |
CD4014BMT Distributor |
| CD4014BMT Circuit |
CD4014BMT Reference |
CD4014BMT PDF |
CD4014BMT RoHS |
|