CD4014BPW DescriptionCD4014BPW DescriptionCD4014BPW DescriptionCD4014BPW DescriptionCD4014BPW CategoriesCD4014BPW Manufacturer
CD4014BPW Datasheet (PDF)
CD4014BPW Price & Availability
CD4014BPW Features- Medium speed operation?12 MHz (typ.) clock rate at VDD? VSS= 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register
CD4014BPW Parameters
Products Similar to CD4014BPW
Other Components
SN74ABT16540ADL
SI4834CDY-T1-E3
9T06031A1821CBHFT
2SD780-L
RCB60DHHN-S578
Keywords
| CD4014BPW Data Sheet |
CD4014BPW Spec |
CD4014BPW Application Notes |
CD4014BPW Distributor |
| CD4014BPW Circuit |
CD4014BPW Reference |
CD4014BPW PDF |
CD4014BPW RoHS |
|