CD4014BPWR DescriptionCD4014BPWR DescriptionCD4014BPWR DescriptionCD4014BPWR CategoriesCD4014BPWR Manufacturer
CD4014BPWR Datasheet (PDF)
CD4014BPWR Price & Availability
CD4014BPWR Features- Medium speed operation?12 MHz (typ.) clock rate at VDD? VSS= 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register
CD4014BPWR Parameters
Products Similar to CD4014BPWR
Other Components
1812CC222MAT3A\SB
CRCW0603976KFKTA
PV14-8FF-C
5900-181
TAP225J035BRW
Keywords
| CD4014BPWR Data Sheet |
CD4014BPWR Spec |
CD4014BPWR Application Notes |
CD4014BPWR Distributor |
| CD4014BPWR Circuit |
CD4014BPWR Reference |
CD4014BPWR PDF |
CD4014BPWR RoHS |
|