CD4015BNSR

CD4015BNSR Description

CD4015BNSR Description

CD4015BNSR Categories

CD4015BNSR Manufacturer

CD4015BNSR Datasheet (PDF)

CD4015BNSR Price & Availability

CD4015BNSR Features

• Medium speed operation...12 MHz (typ.) clock rate at V_DD? V_SS= 10 V
• Fully static operation
• 8 master-slave flip-flops plus input and output buffering
• 100% tested for quiescent current at 20 V
• 5-V, 10-V, and 15-V parametric ratings
• Standardized, symmetrical output characteristics
• Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
• Noise margin (full package-temperature range) =
  • 1 V at V_DD= 5 V
  • 2 V at V_DD= 10 V
  • 2.5 V at V_DD= 15 V
• Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
• Applications:
  • Serial-input/parallel-output data queueing
  • Serial to parallel data conversion
  • General-purpose register

CD4015BNSR Parameters

Products Similar to CD4015BNSR