CD4015BPW DescriptionCD4015BPW DescriptionCD4015BPW DescriptionCD4015BPW DescriptionCD4015BPW CategoriesCD4015BPW Manufacturer
CD4015BPW Datasheet (PDF)
CD4015BPW Price & Availability
CD4015BPW Features- Medium speed operation...12 MHz (typ.) clock rate at VDD? VSS= 10 V
- Fully static operation
- 8 master-slave flip-flops plus input and output buffering
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
- 1 V at VDD= 5 V
- 2 V at VDD= 10 V
- 2.5 V at VDD= 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Serial-input/parallel-output data queueing
- Serial to parallel data conversion
- General-purpose register
CD4015BPW Parameters
Products Similar to CD4015BPW
Other Components
X9409WS24I-2.7T1
74VCX1632245TTR
HLMP-C008-U0000
APTFP2VTR
9T12062A42R2BAHFT
Keywords
| CD4015BPW Data Sheet |
CD4015BPW Spec |
CD4015BPW Application Notes |
CD4015BPW Distributor |
| CD4015BPW Circuit |
CD4015BPW Reference |
CD4015BPW PDF |
CD4015BPW RoHS |
|