CD4021BMT DescriptionCD4021BMT DescriptionCD4021BMT DescriptionCD4021BMT DescriptionCD4021BMT CategoriesCD4021BMT Manufacturer
CD4021BMT Datasheet (PDF)
CD4021BMT Price & Availability
CD4021BMT Features- Medium speed operation?12 MHz (typ.) clock rate at VDD? VSS= 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register
CD4021BMT Parameters
Products Similar to CD4021BMT
Other Components
ECC31DRAH-S734
1775012001
CTX20-7-52-R
GTC020R-22-14P
RK1-6V
Keywords
| CD4021BMT Data Sheet |
CD4021BMT Spec |
CD4021BMT Application Notes |
CD4021BMT Distributor |
| CD4021BMT Circuit |
CD4021BMT Reference |
CD4021BMT PDF |
CD4021BMT RoHS |
|