CD4021BNSR DescriptionCD4021BNSR DescriptionCD4021BNSR CategoriesCD4021BNSR Manufacturer
CD4021BNSR Datasheet (PDF)
CD4021BNSR Price & Availability
CD4021BNSR Features- Medium speed operation?12 MHz (typ.) clock rate at VDD? VSS= 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register
CD4021BNSR Parameters
Products Similar to CD4021BNSR
Other Components
M68AW256ML70ZB6E
7B14-04-2
P6SMB33AHE3/52
BFC2 383 70912
NLV25T-150J-PF
Keywords
| CD4021BNSR Data Sheet |
CD4021BNSR Spec |
CD4021BNSR Application Notes |
CD4021BNSR Distributor |
| CD4021BNSR Circuit |
CD4021BNSR Reference |
CD4021BNSR PDF |
CD4021BNSR RoHS |
|