CD4024BM DescriptionCD4024BM DescriptionCD4024BM CategoriesCD4024BM Manufacturer
CD4024BM Datasheet (PDF)
CD4024BM Price & Availability
CD4024BM Features- Medium-speed operation
- Fully static operation
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):
1 V at VDD= 5 V 2 V at VDD= 10 V 2.5 V at VDD= 15 V - Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Applications:
- Control counters
- Timers
- Frequency dividers
- Time-delay circuits
CD4024BM Parameters
Products Similar to CD4024BM
Other Components
CLN6A-WKW-CJ0L0153 UC3845D8G4 AQ125A1R1BAJME EMSL12F2J-30.000M EMDS12F2J-150.000M TR
Keywords
| CD4024BM Data Sheet |
CD4024BM Spec |
CD4024BM Application Notes |
CD4024BM Distributor |
| CD4024BM Circuit |
CD4024BM Reference |
CD4024BM PDF |
CD4024BM RoHS |
|