CD4024BPW DescriptionCD4024BPW DescriptionCD4024BPW DescriptionCD4024BPW DescriptionCD4024BPW CategoriesCD4024BPW Manufacturer
CD4024BPW Datasheet (PDF)
CD4024BPW Price & Availability
CD4024BPW Features- Medium-speed operation
- Fully static operation
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Applications:
- Control counters
- Timers
- Frequency dividers
- Time-delay circuits
CD4024BPW Parameters
Products Similar to CD4024BPW
Other Components
EH4620TTS-48.000M TR
EEM08DRXS
HIN202EIBNZ
MS3450W18-8PW
CD10CD050CO3F
Keywords
| CD4024BPW Data Sheet |
CD4024BPW Spec |
CD4024BPW Application Notes |
CD4024BPW Distributor |
| CD4024BPW Circuit |
CD4024BPW Reference |
CD4024BPW PDF |
CD4024BPW RoHS |
|