CD4025BNSR Manufacturer
CD4025BNSR DescriptionCD4025BNSR DescriptionCD4025BNSR Categories
CD4025BNSR Datasheet (PDF)
CD4025BNSR Price & Availability
CD4025BNSR Features- Propagation delay time = 60 ns (typ.) at CL= 50 pF, VDD= 10 V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- 100% tested for maximum quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
CD4025BNSR Parameters
Products Similar to CD4025BNSR
Keywords
| CD4025BNSR Data Sheet |
CD4025BNSR Spec |
CD4025BNSR Application Notes |
CD4025BNSR Distributor |
| CD4025BNSR Circuit |
CD4025BNSR Reference |
CD4025BNSR PDF |
CD4025BNSR RoHS |
|