CD4029BMT DescriptionCD4029BMT DescriptionCD4029BMT CategoriesCD4029BMT Manufacturer
CD4029BMT Datasheet (PDF)
CD4029BMT Price & Availability
CD4029BMT Features- Medium-speed operation? 8 MHz (typ.) @ CL= 50 pF and VDD?VSS= 10 V
- Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
- "Preset Enable" and individual "Jam" inputs provided
- Binary or decade up/down counting
- BCD outputs in decade mode
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
1 V at VDD= 5 V 2 V at VDD= 10 V 2.5 V at VDD= 15 V - Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Programmable binary and decade counting/frequency synthesizers-BCD output
- Analog to digital and digital to analog conversion
- Up/Down binary counting
- Magnitude and sign generation
- Up/Down decade counting
- Difference counting
CD4029BMT Parameters
Products Similar to CD4029BMT
Other Components
RBC35DRYN TC1016-1.85VLTTR UC1901-SP MCR25JZHF4320 EDZ1700/20
Keywords
| CD4029BMT Data Sheet |
CD4029BMT Spec |
CD4029BMT Application Notes |
CD4029BMT Distributor |
| CD4029BMT Circuit |
CD4029BMT Reference |
CD4029BMT PDF |
CD4029BMT RoHS |
|