CD4030BPWR Manufacturer
CD4030BPWR DescriptionCD4030BPWR Description
CD4030BPWR Datasheet (PDF)
CD4030BPWR Price & Availability
CD4030BPWR Features- Medium-speed operation?tPHL, tPLH= 65 ns (typ.) at VDD= 10 V, CL= 50 pF
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range) =
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
- Applications:
- Even and odd-parity generators and checkers
- Logical comparators
- Adders/subtractors
- General logic functions
CD4030BPWR Parameters
Products Similar to CD4030BPWR
Keywords
| CD4030BPWR Data Sheet |
CD4030BPWR Spec |
CD4030BPWR Application Notes |
CD4030BPWR Distributor |
| CD4030BPWR Circuit |
CD4030BPWR Reference |
CD4030BPWR PDF |
CD4030BPWR RoHS |
|