CD4072BPW Manufacturer
CD4072BPW DescriptionCD4072BPW Description
CD4072BPW Datasheet (PDF)
CD4072BPW Price & Availability
CD4072BPW Features- Medium-Speed Operation - tPLH, tPHL= 60 ns (typ.) at VDD= 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Standardized, symmetrical output characteristics
- Noise margin (full package-temperature range):
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
CD4072BPW Parameters
Products Similar to CD4072BPW
Keywords
| CD4072BPW Data Sheet |
CD4072BPW Spec |
CD4072BPW Application Notes |
CD4072BPW Distributor |
| CD4072BPW Circuit |
CD4072BPW Reference |
CD4072BPW PDF |
CD4072BPW RoHS |
|