CD4075BNSR Manufacturer
CD4075BNSR DescriptionCD4075BNSR DescriptionCD4075BNSR Categories
CD4075BNSR Datasheet (PDF)
CD4075BNSR Price & Availability
CD4075BNSR Features- Medium-Speed Operation - tPLH, tPHL= 60 ns (typ.) at VDD= 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Standardized, symmetrical output characteristics
- Noise margin (full package-temperature range):
1 V at VDD= 5 V
2 V at VDD= 10 V
2.5 V at VDD= 15 V - 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
CD4075BNSR Parameters
Products Similar to CD4075BNSR
Keywords
| CD4075BNSR Data Sheet |
CD4075BNSR Spec |
CD4075BNSR Application Notes |
CD4075BNSR Distributor |
| CD4075BNSR Circuit |
CD4075BNSR Reference |
CD4075BNSR PDF |
CD4075BNSR RoHS |
|