CD4520BPW

CD4520BPW Description

CD4520BPW Description

CD4520BPW Description

CD4520BPW Description

CD4520BPW Categories

CD4520BPW Manufacturer

CD4520BPW Datasheet (PDF)

CD4520BPW Price & Availability

CD4520BPW Features

• Medium-speed operation -
  
  6-MHz typical clock frequency at 10 V
• Positive- or negative-edge triggering
• Synchronous internal carry propagation
• 100% tested for quiescent current at 20 V
• Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
• Noise margin (over full package-temperature range):
  • 1 V at V_DD= 5 V
  • 2 V at V_DD= 10 V
  • 2.5 V at V_DD= 15 V
• 5-V, 10-V, and 15-V parametric ratings
• Standardized, symmetrical output characteristics
• Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ?B? Series CMOS Devices"
• Applications
  • Multistage synchronous counting
  • Multistage ripple counting
  • Frequency dividers

CD4520BPW Parameters

Products Similar to CD4520BPW