CD54HCT112F3A Datasheet - High Speed CMOS Logic Dual J-K Flip-Flops with Set and Reset, Negative-Edge Trigger

CD54HCT112F3A Description
High Speed CMOS Logic Dual J-K Flip-Flops with Set and Reset, Negative-Edge Trigger
CD54HCT112F3A Vendor
Texas Instruments
CD54HCT112F3A Datasheet and Application Notes
CD54HCT112F3A Datasheet
Parameter	Value
Voltage Nodes(V)	5
Status	ACTIVE
Temp (^oC)	-55 to 125
DSCC #	5962-8970201EA
Budget Price ($US) \| QTY	2.67 \| 1KU
Package Type\| Pins	CDIP (J) \| 16
STD Pack QTY	1
Products related to CD54HCT112F3A
CD74HC112MT CD74HC112PW CD74HC112E CD74HCT112E CD74HCT112 5962-8970201EA CD74HC112PWR CD54HCT112 CD74HC112NSR CD74HC112 CD54HC112F3A CD74HC112M96 CD74HC112PWT 8408801EA CD54HC112

ChipCatalog.com - Your Source of Information About Electronic Components