CD74ACT109 Datasheet - Dual Positive-Edge Triggered J-K Flip-Flops with Set and Reset

CD74ACT109 Description
Dual Positive-Edge Triggered J-K Flip-Flops with Set and Reset
CD74ACT109 Vendor
Texas Instruments
CD74ACT109 Categories
Flip Flop
CD74ACT109 Features
Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout to 15 F Devices SCR-Latchup-Resistant CMOS Process and Circuit Design Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015
CD74ACT109 Datasheet and Application Notes
CD74ACT109 Datasheet
Parameter	Value
Voltage Nodes (V)
Products related to CD74ACT109
CD54ACT109 CD74ACT109M CD54ACT109F3A CD74ACT109M96 CD74ACT109E

ChipCatalog.com - Your Source of Information About Electronic Components