CD74HCT73
CD74HCT73 Description
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset
CD74HCT73 Vendor
Texas Instruments
CD74HCT73 Categories
CD74HCT73 Features
  • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
  • Asynchronous Reset
  • Complementary Outputs
  • Buffered Inputs
  • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25°C
  • Fanout (Over Temperature Range)
    • Standard Outputs . . . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, Il 1µA at VOL, VOH
CD74HCT73 Datasheet and Application Notes
ParameterValue
StatusACTIVE
Temp (oC)-55 to 125
Budget Price ($US) | QTY0.44 | 1KU
Package Type | PinsPDIP (N) | 14
STD Pack QTY25
Products related to CD74HCT73
5962-8515301CA   CD74HCT73E   CD74HC73   CD74HCT73M   
CD74HC73E   CD74HC73M96   CD74HC73M   CD54HC73F   
CD74HC73MT   CD54HC73F3A   CD54HC73   

ChipCatalog.com - Your Source of Information About Electronic Components