Catalog Categories Part Numbers Manufacturers Search

CDC536DBR

CDC536DBR Description

CDC536DBR Description

CDC536DBR Description

CDC536DBR Categories

CDC536DBR Manufacturer

CDC536DBR Datasheet (PDF)

CDC536DBR Price & Availability


Check CDC536DBR Price & Availability at Canics

CDC536DBR Features

  • Low-Output Skew for Clock-Distribution and Clock-Generation Applications
  • Operates at 3.3-V VCC
  • Distributes One Clock Input to Six Outputs
  • One Select Input Configures Three Outputs to Operate at One-Half or Double the Input Frequency
  • No External RC Network Required
  • External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
  • Application for Synchronous DRAM, High-Speed Microprocessor
  • Negative-Edge-Triggered Clear for Half-Frequency Outputs
  • TTL-Compatible Inputs and Outputs
  • Outputs Drive 50- Parallel-Terminated Transmission Lines
  • State-of-the-Art EPIC-IIB? BiCMOS Design Significantly Reduces Power Dissipation
  • Distributed VCC and Ground Pins Reduce Switching Noise
  • Packaged in Plastic 28-Pin Shrink Small Outline Package

CDC536DBR Parameters

Products Similar to CDC536DBR


 

Other Components
P51-1500-A-M-P-4.5V
EC2745ETTTS-155.520M
C0805C103M1UACTU
TAS5026APAGG4
UPD16306AGF-3RA
Keywords
CDC536DBR Data Sheet CDC536DBR Spec CDC536DBR Application Notes CDC536DBR Distributor
CDC536DBR Circuit CDC536DBR Reference CDC536DBR PDF CDC536DBR RoHS