CDC857-2DGG DescriptionCDC857-2DGG DescriptionCDC857-2DGG DescriptionCDC857-2DGG CategoriesCDC857-2DGG Manufacturer
CDC857-2DGG Datasheet (PDF)
CDC857-2DGG Price & Availability
CDC857-2DGG Features- Phase-Lock Loop Clock Distribution for Double Data Rate Synchronous DRAM Applications
- Distributes One Differential Clock Input to Ten Differential Outputs
- External Feedback Pins (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Clock Input
- Operates at VCC = 2.5 V and AVCC = 3.3 V
- Packaged in Plastic 48-Pin (DGG) Thin Shrink Small-Outline Package (TSSOP)
- Spread Spectrum Clocking Tracking Capability to Reduce EMI
CDC857-2DGG Parameters
Products Similar to CDC857-2DGG
Other Components
RG3216N-86R6-C-T5 MS3450W22-22S SN74AHC123A-EP EEM24DRYI P51-100-S-D-M12-4.5OV
Keywords
| CDC857-2DGG Data Sheet |
CDC857-2DGG Spec |
CDC857-2DGG Application Notes |
CDC857-2DGG Distributor |
| CDC857-2DGG Circuit |
CDC857-2DGG Reference |
CDC857-2DGG PDF |
CDC857-2DGG RoHS |
|