Catalog Categories Part Numbers Manufacturers Search

CDC857-3DGG

CDC857-3DGG Description

CDC857-3DGG Description

CDC857-3DGG Categories

CDC857-3DGG Manufacturer

CDC857-3DGG Datasheet (PDF)

CDC857-3DGG Datasheet
CDC857-2, CDC857-3

CDC857-3DGG Price & Availability


Check CDC857-3DGG Price & Availability at Canics

CDC857-3DGG Features

  • Phase-Lock Loop Clock Distribution for Double Data Rate Synchronous DRAM Applications
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • External Feedback Pins (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Clock Input
  • Operates at VCC = 2.5 V and AVCC = 3.3 V
  • Packaged in Plastic 48-Pin (DGG) Thin Shrink Small-Outline Package (TSSOP)
  • Spread Spectrum Clocking Tracking Capability to Reduce EMI

CDC857-3DGG Parameters

Products Similar to CDC857-3DGG


 

Other Components
744778920
EC5600TS-3.375M
1808SC222KAT1A
CRCW12063K60FKTA
54202-G08-08
Keywords
CDC857-3DGG Data Sheet CDC857-3DGG Spec CDC857-3DGG Application Notes CDC857-3DGG Distributor
CDC857-3DGG Circuit CDC857-3DGG Reference CDC857-3DGG PDF CDC857-3DGG RoHS