CDC857-3DGGR DescriptionCDC857-3DGGR DescriptionCDC857-3DGGR CategoriesCDC857-3DGGR Manufacturer
CDC857-3DGGR Datasheet (PDF)
CDC857-3DGGR Price & Availability
CDC857-3DGGR Features- Phase-Lock Loop Clock Distribution for Double Data Rate Synchronous DRAM Applications
- Distributes One Differential Clock Input to Ten Differential Outputs
- External Feedback Pins (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Clock Input
- Operates at VCC = 2.5 V and AVCC = 3.3 V
- Packaged in Plastic 48-Pin (DGG) Thin Shrink Small-Outline Package (TSSOP)
- Spread Spectrum Clocking Tracking Capability to Reduce EMI
CDC857-3DGGR Parameters
Products Similar to CDC857-3DGGR
Other Components
P51-1500-S-I-I36-4.5V 9T12062A18R2DAHFT A7NOB-2510M RT1206BRE07158KL LDA202S
Keywords
| CDC857-3DGGR Data Sheet |
CDC857-3DGGR Spec |
CDC857-3DGGR Application Notes |
CDC857-3DGGR Distributor |
| CDC857-3DGGR Circuit |
CDC857-3DGGR Reference |
CDC857-3DGGR PDF |
CDC857-3DGGR RoHS |
|