Catalog Categories Part Numbers Manufacturers Search

CDCU877ZQLT

CDCU877ZQLT Description

CDCU877ZQLT Description

CDCU877ZQLT Description

CDCU877ZQLT Categories

CDCU877ZQLT Manufacturer

CDCU877ZQLT Datasheet (PDF)

CDCU877ZQLT Price & Availability


Check CDCU877ZQLT Price & Availability at Canics

CDCU877ZQLT Features

  • 1.8V Phase Lock Loop Clock Driver for Double Data Rate ( DDR II ) Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 10 MHz to 400 MHz
  • Low Current Consumption: <135 mA
  • Low Jitter (Cycle-Cycle): ±30 ps
  • Low Output Skew: 35ps
  • Low Period Jitter: ±20 ps
  • Low Dynamic Phase Offset: ±15 ps
  • Low Static Phase Offset: ±50 ps
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • 52-ball µBGA (MicroStar Junior? BGA, 0,65mm pitch) and 40-pin MLF
  • External Feedback Pins (FBIN, FBIN\) are Used to Synchronize the Outputs to the Input Clocks
  • Single-Ended Input and Single-Ended Output Modes
  • Meets or Exceeds JEDEC82-8 PLL Standard for PC2-3200/4200
  • Fail-Safe Inputs

CDCU877ZQLT Parameters

Products Similar to CDCU877ZQLT


 

Other Components
PIC16C662T-04I/PQ
HMM24DRUI
FSLM2520-2R2J=P2
9451 006U1000
ERJ-14NF3240U
Keywords
CDCU877ZQLT Data Sheet CDCU877ZQLT Spec CDCU877ZQLT Application Notes CDCU877ZQLT Distributor
CDCU877ZQLT Circuit CDCU877ZQLT Reference CDCU877ZQLT PDF CDCU877ZQLT RoHS