Catalog Categories Part Numbers Manufacturers Search

CDCV850

CDCV850 Description

CDCV850 Categories

CDCV850 Manufacturer

CDCV850 Datasheet (PDF)

CDCV850 Price & Availability


Check CDCV850 Price & Availability at Canics

CDCV850 Features

  • Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 60 to 140 MHz
  • Low Jitter (cyc-cyc): ±75 ps
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • Two-Line Serial Interface Provides Output Enable and Functional Control
  • Outputs Are Put Into a High-Impedance State When the Input Differential Clocks Are <20 MHz
  • 48-Pin TSSOP Package
  • Consumes <250-µA Quiescent Current
  • External Feedback Pins (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks

CDCV850 Parameters

Products Similar to CDCV850


 

Other Components
RGM31DRSD-S664
BD5344G-TR
MCA12060D8452BP500
EH3925ETTTS-14.7456M TR
SN74LS645-1DW
Keywords
CDCV850 Data Sheet CDCV850 Spec CDCV850 Application Notes CDCV850 Distributor
CDCV850 Circuit CDCV850 Reference CDCV850 PDF CDCV850 RoHS