CDCV850IDGG DescriptionCDCV850IDGG DescriptionCDCV850IDGG CategoriesCDCV850IDGG Manufacturer
CDCV850IDGG Datasheet (PDF)
CDCV850IDGG Price & Availability
CDCV850IDGG Features- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 to 140 MHz
- Low Jitter (cyc-cyc): ±75 ps
- Distributes One Differential Clock Input to Ten Differential Outputs
- Two-Line Serial Interface Provides Output Enable and Functional Control
- Outputs Are Put Into a High-Impedance State When the Input Differential Clocks Are <20 MHz
- 48-Pin TSSOP Package
- Consumes <250-µA Quiescent Current
- External Feedback Pins (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks
CDCV850IDGG Parameters
Products Similar to CDCV850IDGG
Other Components
SBLB10L25HE3/81 AXE618124 RS01039K00FE73 MAX6431FHUS+T S72N39SF
Keywords
| CDCV850IDGG Data Sheet |
CDCV850IDGG Spec |
CDCV850IDGG Application Notes |
CDCV850IDGG Distributor |
| CDCV850IDGG Circuit |
CDCV850IDGG Reference |
CDCV850IDGG PDF |
CDCV850IDGG RoHS |
|