CDCV855IPW DescriptionCDCV855IPW DescriptionCDCV855IPW CategoriesCDCV855IPW Manufacturer
CDCV855IPW Datasheet (PDF)
CDCV855IPW Price & Availability
CDCV855IPW Features- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 180 MHz
- Low Jitter (cyc-cyc): ±50 ps
- Distributes One Differential Clock Input to Four Differential Clock Outputs
- Enters Low Power Mode and Three-State Outputs When Input CLK Signal Is Less Than 20 MHz or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- 28-Pin TSSOP Package
- Consumes < 200-µA Quiescent Current
- External Feedback PIN (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks
CDCV855IPW Parameters
Products Similar to CDCV855IPW
Other Components
BB639E7908 512F FXO-HC536-19.2 MIC29301-12BU TR E15C7C2F-150.000M TR
Keywords
| CDCV855IPW Data Sheet |
CDCV855IPW Spec |
CDCV855IPW Application Notes |
CDCV855IPW Distributor |
| CDCV855IPW Circuit |
CDCV855IPW Reference |
CDCV855IPW PDF |
CDCV855IPW RoHS |
|