CDCV855PW DescriptionCDCV855PW DescriptionCDCV855PW CategoriesCDCV855PW Manufacturer
CDCV855PW Datasheet (PDF)
CDCV855PW Price & Availability
CDCV855PW Features- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 180 MHz
- Low Jitter (cyc-cyc): ±50 ps
- Distributes One Differential Clock Input to Four Differential Clock Outputs
- Enters Low Power Mode and Three-State Outputs When Input CLK Signal Is Less Than 20 MHz or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- 28-Pin TSSOP Package
- Consumes < 200-µA Quiescent Current
- External Feedback PIN (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks
CDCV855PW Parameters
Products Similar to CDCV855PW
Other Components
ICS9FG1904BK-1LFT KMPC880ZP80 APTGT100SK170D1G 8428-12 UCC1801J
Keywords
| CDCV855PW Data Sheet |
CDCV855PW Spec |
CDCV855PW Application Notes |
CDCV855PW Distributor |
| CDCV855PW Circuit |
CDCV855PW Reference |
CDCV855PW PDF |
CDCV855PW RoHS |
|