Catalog Categories Part Numbers Manufacturers Search

CDCV857ADGG

CDCV857ADGG Description

CDCV857ADGG Description

CDCV857ADGG Categories

CDCV857ADGG Manufacturer

CDCV857ADGG Datasheet (PDF)

CDCV857ADGG Price & Availability


Check CDCV857ADGG Price & Availability at Canics

CDCV857ADGG Features

  • Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 60 to 180 MHz
  • Low Jitter (cyc-cyc): ±50 ps
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • Three-State Outputs When the Input Differential Clocks Are <20 MHz
  • Operates From Dual 2.5-V Supplies
  • Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior? BGA Package
  • Consumes < 200-uA Quiescent Current
  • External Feedback PIN (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks

CDCV857ADGG Parameters

Products Similar to CDCV857ADGG


 

Other Components
RT0805FRE07732RL
EMS12GHE-24.000M
50-57-9425
NTE5342
NR6045T100M
Keywords
CDCV857ADGG Data Sheet CDCV857ADGG Spec CDCV857ADGG Application Notes CDCV857ADGG Distributor
CDCV857ADGG Circuit CDCV857ADGG Reference CDCV857ADGG PDF CDCV857ADGG RoHS