CDCV857B DescriptionCDCV857B CategoriesCDCV857B Manufacturer
CDCV857B Datasheet (PDF)
CDCV857B Price & Availability
CDCV857B Features- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 200 MHz
- Low Jitter (cycle-cycle): ±50 ps
- Low Static Phase Offset: ±50 ps
- Low Jitter (Period): ±35 ps
- Distributes One Differential Clock Input to 10 Differential Outputs
- Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior? BGA Package
- Consumes < 100-µA Quiescent Current
- External Feedback Pins (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks
- Meets/Exceeds the Latest DDR JEDEC Spec JESD82-1
CDCV857B Parameters
Products Similar to CDCV857B
Other Components
EMS21DHF-14.320M GBC50DCMD-S288 EH3500ETTTS-54.000M SMS15CT1 IRGS6B60KDTRRP
Keywords
| CDCV857B Data Sheet |
CDCV857B Spec |
CDCV857B Application Notes |
CDCV857B Distributor |
| CDCV857B Circuit |
CDCV857B Reference |
CDCV857B PDF |
CDCV857B RoHS |
|