CDCV857BIDGG DescriptionCDCV857BIDGG DescriptionCDCV857BIDGG DescriptionCDCV857BIDGG CategoriesCDCV857BIDGG Manufacturer
CDCV857BIDGG Datasheet (PDF)
CDCV857BIDGG Price & Availability
CDCV857BIDGG Features- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 200 MHz
- Low Jitter (cycle-cycle): ±50 ps
- Low Static Phase Offset: ±50 ps
- Low Jitter (Period): ±35 ps
- Distributes One Differential Clock Input to 10 Differential Outputs
- Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior? BGA Package
- Consumes < 100-µA Quiescent Current
- External Feedback Pins (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks
- Meets/Exceeds the Latest DDR JEDEC Spec JESD82-1
CDCV857BIDGG Parameters
Products Similar to CDCV857BIDGG
Other Components
CM100505-8N2JL R5F21173SP#U0 EVAL-ADV3014EBZ RN 1/2 T2 1.37K 1% R TIP132G
Keywords
| CDCV857BIDGG Data Sheet |
CDCV857BIDGG Spec |
CDCV857BIDGG Application Notes |
CDCV857BIDGG Distributor |
| CDCV857BIDGG Circuit |
CDCV857BIDGG Reference |
CDCV857BIDGG PDF |
CDCV857BIDGG RoHS |
|