Catalog Categories Part Numbers Manufacturers Search

CDCV857DGGR

CDCV857DGGR Description

CDCV857DGGR Description

CDCV857DGGR Categories

CDCV857DGGR Manufacturer

CDCV857DGGR Datasheet (PDF)

CDCV857DGGR Price & Availability


Check CDCV857DGGR Price & Availability at Canics

CDCV857DGGR Features

  • Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 60 to 200 MHz
  • Low Jitter (cyc-cyc): ±75 ps
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • Three-State Outputs When the Input Differential Clocks Are <20 MHz
  • Operates From Dual 2.5-V Supplies
  • 48-Pin TSSOP Package
  • Consumes < 200-uA Quiescent Current
  • External Feedback PIN (FBIN, FBIN\) Are Used to Synchronize the Outputs to the Input Clocks

CDCV857DGGR Parameters

Products Similar to CDCV857DGGR


 

Other Components
EL7457CSZ-T13
RSC40DREN-S13
EMS11GHF-20.000M TR
GEM43DSEI-S243
RN 1/4 T1 16K 2% R
Keywords
CDCV857DGGR Data Sheet CDCV857DGGR Spec CDCV857DGGR Application Notes CDCV857DGGR Distributor
CDCV857DGGR Circuit CDCV857DGGR Reference CDCV857DGGR PDF CDCV857DGGR RoHS